SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-12 03:12:57 +00:00
Code Issues Packages Projects Releases Wiki Activity

A64: Implement system register CTR_EL0

Browse Source
This commit is contained in:
MerryMage
2018-02-20 16:44:13 +00:00
parent 58fbb3ff1b
commit 1e15283d00
6 changed files with 22 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/frontend/A64/ir_emitter.cpp
View File

@@ -53,6 +53,10 @@ void IREmitter::DataMemoryBarrier() {
Inst(Opcode::A64DataMemoryBarrier);
}
IR::U32 IREmitter::GetCTR() {
return Inst<IR::U32>(Opcode::A64GetCTR);
}
IR::U32 IREmitter::GetDCZID() {
return Inst<IR::U32>(Opcode::A64GetDCZID);
}

1
src/frontend/A64/ir_emitter.h
View File

@@ -44,6 +44,7 @@ public:
void DataCacheOperationRaised(DataCacheOperation op, const IR::U64& value);
void DataSynchronizationBarrier();
void DataMemoryBarrier();
IR::U32 GetCTR();
IR::U32 GetDCZID();
IR::U64 GetTPIDRRO();

3
src/frontend/A64/translate/impl/system.cpp
View File

@@ -60,6 +60,9 @@ bool TranslatorVisitor::MRS(Imm<1> o0, Imm<3> op1, Imm<4> CRn, Imm<4> CRm, Imm<3
case 0b11'011'0000'0000'111: // DCZID_EL0
X(32, Rt, ir.GetDCZID());
return true;
case 0b11'011'0000'0000'001: // CTR_EL0
X(32, Rt, ir.GetCTR());
return true;
}
return InterpretThisInstruction();
}

1
src/frontend/ir/opcodes.inc
View File

@@ -61,6 +61,7 @@ A64OPC(ExceptionRaised, T::Void, T::U64, T::U64
A64OPC(DataCacheOperationRaised, T::Void, T::U64, T::U64 )
A64OPC(DataSynchronizationBarrier, T::Void, )
A64OPC(DataMemoryBarrier, T::Void, )
A64OPC(GetCTR, T::U32, )
A64OPC(GetDCZID, T::U32, )
A64OPC(GetTPIDRRO, T::U64, )