SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-06 02:26:30 +00:00
Code Issues Packages Projects Releases Wiki Activity

IR: Add opcode for packed word->f32 conversions

Browse Source
This commit is contained in:
Lioncash
2018-04-19 15:12:00 -04:00
committed by MerryMage
parent b8587d8e34
commit 38fa984b53
4 changed files with 15 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/frontend/ir/ir_emitter.cpp
View File

@@ -1383,6 +1383,10 @@ U128 IREmitter::FPVectorSub(size_t esize, const U128& a, const U128& b) {
return {};
}
U128 IREmitter::FPVectorS32ToSingle(const U128& a) {
return Inst<U128>(Opcode::FPVectorS32ToSingle, a);
}
void IREmitter::Breakpoint() {
Inst(Opcode::Breakpoint);
}

1
src/frontend/ir/ir_emitter.h
View File

@@ -264,6 +264,7 @@ public:
U128 FPVectorDiv(size_t esize, const U128& a, const U128& b);
U128 FPVectorMul(size_t esize, const U128& a, const U128& b);
U128 FPVectorSub(size_t esize, const U128& a, const U128& b);
U128 FPVectorS32ToSingle(const U128& a);
void Breakpoint();

1
src/frontend/ir/opcodes.inc
View File

@@ -363,6 +363,7 @@ OPCODE(FPVectorDiv32, T::U128, T::U128, T::U
OPCODE(FPVectorDiv64, T::U128, T::U128, T::U128 )
OPCODE(FPVectorMul32, T::U128, T::U128, T::U128 )
OPCODE(FPVectorMul64, T::U128, T::U128, T::U128 )
OPCODE(FPVectorS32ToSingle, T::U128, T::U128 )
OPCODE(FPVectorSub32, T::U128, T::U128, T::U128 )
OPCODE(FPVectorSub64, T::U128, T::U128, T::U128 )