SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-24 15:12:56 +00:00
Code Issues Packages Projects Releases Wiki Activity

A64: Implement SQXTN, SQXTUN, and UQXTN's scalar variants

Browse Source 
We can implement these in terms of the vector variants
This commit is contained in:
Lioncash
2018-08-19 19:28:03 -04:00
committed by MerryMage
parent 4ff39c6ea8
commit 3d465e2c36
3 changed files with 35 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
src/frontend/A64/translate/impl/impl.h
View File

@@ -522,15 +522,15 @@ struct TranslatorVisitor final {
bool CMEQ_zero_1(Imm<2> size, Vec Vn, Vec Vd);
bool CMLT_1(Imm<2> size, Vec Vn, Vec Vd);
bool ABS_1(Imm<2> size, Vec Vn, Vec Vd);
bool SQXTN_1(Imm<2> size, Vec Vn, Reg Rd);
bool SQXTN_1(Imm<2> size, Vec Vn, Vec Vd);
bool USQADD_1(Imm<2> size, Vec Vn, Vec Vd);
bool SQNEG_1(Imm<2> size, Vec Vn, Vec Vd);
bool CMGE_zero_1(Imm<2> size, Vec Vn, Vec Vd);
bool CMLE_1(Imm<2> size, Vec Vn, Vec Vd);
bool NEG_1(Imm<2> size, Vec Vn, Vec Vd);
bool SQXTUN_1(Imm<2> size, Vec Vn, Reg Rd);
bool UQXTN_1(Imm<2> size, Vec Vn, Reg Rd);
bool FCVTXN_1(bool sz, Vec Vn, Reg Rd);
bool SQXTUN_1(Imm<2> size, Vec Vn, Vec Vd);
bool UQXTN_1(Imm<2> size, Vec Vn, Vec Vd);
bool FCVTXN_1(bool sz, Vec Vn, Vec Vd);
// Data Processing - FP and SIMD - SIMD Scalar pairwise
bool ADDP_pair(Imm<2> size, Vec Vn, Vec Vd);