SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-11 03:56:28 +00:00
Code Issues Packages Projects Releases Wiki Activity

ir: Add opcodes for performing vector halving subtracts

Browse Source
This commit is contained in:
Lioncash
2018-05-07 12:07:56 -04:00
committed by MerryMage
parent 4f37c0ec5a
commit 44a5f8095a
4 changed files with 120 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

26
src/frontend/ir/ir_emitter.cpp
View File

@@ -912,6 +912,32 @@ U128 IREmitter::VectorHalvingAddUnsigned(size_t esize, const U128& a, const U128
return {};
}
U128 IREmitter::VectorHalvingSubSigned(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 8:
return Inst<U128>(Opcode::VectorHalvingSubS8, a, b);
case 16:
return Inst<U128>(Opcode::VectorHalvingSubS16, a, b);
case 32:
return Inst<U128>(Opcode::VectorHalvingSubS32, a, b);
}
UNREACHABLE();
return {};
}
U128 IREmitter::VectorHalvingSubUnsigned(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 8:
return Inst<U128>(Opcode::VectorHalvingSubU8, a, b);
case 16:
return Inst<U128>(Opcode::VectorHalvingSubU16, a, b);
case 32:
return Inst<U128>(Opcode::VectorHalvingSubU32, a, b);
}
UNREACHABLE();
return {};
}
U128 IREmitter::VectorInterleaveLower(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 8:

2
src/frontend/ir/ir_emitter.h
View File

@@ -210,6 +210,8 @@ public:
U128 VectorGreaterUnsigned(size_t esize, const U128& a, const U128& b);
U128 VectorHalvingAddSigned(size_t esize, const U128& a, const U128& b);
U128 VectorHalvingAddUnsigned(size_t esize, const U128& a, const U128& b);
U128 VectorHalvingSubSigned(size_t esize, const U128& a, const U128& b);
U128 VectorHalvingSubUnsigned(size_t esize, const U128& a, const U128& b);
U128 VectorInterleaveLower(size_t esize, const U128& a, const U128& b);
U128 VectorInterleaveUpper(size_t esize, const U128& a, const U128& b);
U128 VectorLessEqualSigned(size_t esize, const U128& a, const U128& b);

6
src/frontend/ir/opcodes.inc
View File

@@ -261,6 +261,12 @@ OPCODE(VectorHalvingAddS32, T::U128, T::U128, T::U
OPCODE(VectorHalvingAddU8, T::U128, T::U128, T::U128 )
OPCODE(VectorHalvingAddU16, T::U128, T::U128, T::U128 )
OPCODE(VectorHalvingAddU32, T::U128, T::U128, T::U128 )
OPCODE(VectorHalvingSubS8, T::U128, T::U128, T::U128 )
OPCODE(VectorHalvingSubS16, T::U128, T::U128, T::U128 )
OPCODE(VectorHalvingSubS32, T::U128, T::U128, T::U128 )
OPCODE(VectorHalvingSubU8, T::U128, T::U128, T::U128 )
OPCODE(VectorHalvingSubU16, T::U128, T::U128, T::U128 )
OPCODE(VectorHalvingSubU32, T::U128, T::U128, T::U128 )
OPCODE(VectorInterleaveLower8, T::U128, T::U128, T::U128 )
OPCODE(VectorInterleaveLower16, T::U128, T::U128, T::U128 )
OPCODE(VectorInterleaveLower32, T::U128, T::U128, T::U128 )