SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-24 02:08:40 +00:00
Code Issues Packages Projects Releases Wiki Activity

IR/Value: Rename RegRef and ExtRegRef to A32Reg and A32ExtReg

Browse Source
This commit is contained in:
MerryMage
2018-01-05 20:30:41 +00:00
parent 83022322d1
commit 44f7f04b5c
5 changed files with 18 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
src/frontend/ir/opcodes.inc
View File

@@ -5,12 +5,12 @@ OPCODE(Identity, T::Opaque, T::Opaque
OPCODE(Breakpoint, T::Void, )
// A32 Context getters/setters
A32OPC(GetRegister, T::U32, T::RegRef )
A32OPC(GetExtendedRegister32, T::F32, T::ExtRegRef )
A32OPC(GetExtendedRegister64, T::F64, T::ExtRegRef )
A32OPC(SetRegister, T::Void, T::RegRef, T::U32 )
A32OPC(SetExtendedRegister32, T::Void, T::ExtRegRef, T::F32 )
A32OPC(SetExtendedRegister64, T::Void, T::ExtRegRef, T::F64 )
A32OPC(GetRegister, T::U32, T::A32Reg )
A32OPC(GetExtendedRegister32, T::F32, T::A32ExtReg )
A32OPC(GetExtendedRegister64, T::F64, T::A32ExtReg )
A32OPC(SetRegister, T::Void, T::A32Reg, T::U32 )
A32OPC(SetExtendedRegister32, T::Void, T::A32ExtReg, T::F32 )
A32OPC(SetExtendedRegister64, T::Void, T::A32ExtReg, T::F64 )
A32OPC(GetCpsr, T::U32, )
A32OPC(SetCpsr, T::Void, T::U32 )
A32OPC(SetCpsrNZCV, T::Void, T::U32 )