SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-07 02:42:58 +00:00
Code Issues Packages Projects Releases Wiki Activity

ir: Add opcodes for vector paired maximum and minimums

Browse Source 
For the time being, we can just do a naive implementation which avoids
falling back to the interpreter a bit. Horizontal operations aren't
necessarily x86 SIMD's forte anyways.
This commit is contained in:
Lioncash
2018-07-29 16:08:31 -04:00
committed by MerryMage
parent 43344c5400
commit 463b9a3d02
4 changed files with 167 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

56
src/frontend/ir/ir_emitter.cpp
View File

@@ -1226,6 +1226,62 @@ U128 IREmitter::VectorPairedAddUnsignedWiden(size_t original_esize, const U128&
return {};
}
U128 IREmitter::VectorPairedMaxSigned(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 8:
return Inst<U128>(Opcode::VectorPairedMaxS8, a, b);
case 16:
return Inst<U128>(Opcode::VectorPairedMaxS16, a, b);
case 32:
return Inst<U128>(Opcode::VectorPairedMaxS32, a, b);
default:
UNREACHABLE();
return {};
}
}
U128 IREmitter::VectorPairedMaxUnsigned(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 8:
return Inst<U128>(Opcode::VectorPairedMaxU8, a, b);
case 16:
return Inst<U128>(Opcode::VectorPairedMaxU16, a, b);
case 32:
return Inst<U128>(Opcode::VectorPairedMaxU32, a, b);
default:
UNREACHABLE();
return {};
}
}
U128 IREmitter::VectorPairedMinSigned(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 8:
return Inst<U128>(Opcode::VectorPairedMinS8, a, b);
case 16:
return Inst<U128>(Opcode::VectorPairedMinS16, a, b);
case 32:
return Inst<U128>(Opcode::VectorPairedMinS32, a, b);
default:
UNREACHABLE();
return {};
}
}
U128 IREmitter::VectorPairedMinUnsigned(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 8:
return Inst<U128>(Opcode::VectorPairedMinU8, a, b);
case 16:
return Inst<U128>(Opcode::VectorPairedMinU16, a, b);
case 32:
return Inst<U128>(Opcode::VectorPairedMinU32, a, b);
default:
UNREACHABLE();
return {};
}
}
U128 IREmitter::VectorPolynomialMultiply(const U128& a, const U128& b) {
return Inst<U128>(Opcode::VectorPolynomialMultiply8, a, b);
}