SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-14 21:12:57 +00:00
Code Issues Packages Projects Releases Wiki Activity

A64: Implement ADDHN{2} and SUBHN{2}

Browse Source
This commit is contained in:
Lioncash
2018-04-20 15:33:14 -04:00
committed by MerryMage
parent 3acd9c9200
commit 48c7f8630c
2 changed files with 45 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

43
src/frontend/A64/translate/impl/simd_three_same.cpp
View File

@@ -7,6 +7,31 @@
#include "frontend/A64/translate/impl/impl.h"
namespace Dynarmic::A64 {
namespace {
enum class HighNarrowingOp {
Add,
Subtract,
};
static void HighNarrowingOperation(TranslatorVisitor& v, bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd,
HighNarrowingOp op) {
const size_t part = Q;
const size_t esize = 8 << size.ZeroExtend();
const IR::U128 operand1 = v.ir.GetQ(Vn);
const IR::U128 operand2 = v.ir.GetQ(Vm);
const IR::U128 wide = [&] {
if (op == HighNarrowingOp::Add) {
return v.ir.VectorAdd(2 * esize, operand1, operand2);
}
return v.ir.VectorSub(2 * esize, operand1, operand2);
}();
const IR::U128 result = v.ir.VectorNarrow(2 * esize,
v.ir.VectorLogicalShiftRight(2 * esize, wide, static_cast<u8>(esize)));
v.Vpart(64, Vd, part, result);
}
} // Anonymous namespace
bool TranslatorVisitor::CMGT_reg_2(bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd) {
if (size == 0b11 && !Q) return ReservedValue();
@@ -109,6 +134,24 @@ bool TranslatorVisitor::MUL_vec(bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd) {
return true;
}
bool TranslatorVisitor::ADDHN(bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd) {
if (size == 0b11) {
return ReservedValue();
}
HighNarrowingOperation(*this, Q, size, Vm, Vn, Vd, HighNarrowingOp::Add);
return true;
}
bool TranslatorVisitor::SUBHN(bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd) {
if (size == 0b11) {
return ReservedValue();
}
HighNarrowingOperation(*this, Q, size, Vm, Vn, Vd, HighNarrowingOp::Subtract);
return true;
}
bool TranslatorVisitor::ADDP_vec(bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd) {
if (size == 0b11 && !Q) return ReservedValue();
const size_t esize = 8 << size.ZeroExtend<size_t>();