SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-14 13:26:28 +00:00
Code Issues Packages Projects Releases Wiki Activity

Implemented UMULH and SMULH instructions

Browse Source
This commit is contained in:
FernandoS27
2018-01-27 12:32:07 -04:00
committed by MerryMage
parent 1a7b7b541a
commit 586854117b
6 changed files with 56 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/frontend/A64/decoder/a64.inc
View File

@@ -299,10 +299,10 @@ INST(MADD, "MADD", "z0011
INST(MSUB, "MSUB", "z0011011000mmmmm1aaaaannnnnddddd")
INST(SMADDL, "SMADDL", "10011011001mmmmm0aaaaannnnnddddd")
INST(SMSUBL, "SMSUBL", "10011011001mmmmm1aaaaannnnnddddd")
//INST(SMULH, "SMULH", "10011011010mmmmm011111nnnnnddddd")
INST(SMULH, "SMULH", "10011011010mmmmm011111nnnnnddddd")
INST(UMADDL, "UMADDL", "10011011101mmmmm0aaaaannnnnddddd")
INST(UMSUBL, "UMSUBL", "10011011101mmmmm1aaaaannnnnddddd")
//INST(UMULH, "UMULH", "10011011110mmmmm011111nnnnnddddd")
INST(UMULH, "UMULH", "10011011110mmmmm011111nnnnnddddd")
// Data Processing - FP and SIMD - AES
INST(AESE, "AESE", "0100111000101000010010nnnnnddddd")

20
src/frontend/A64/translate/impl/data_processing_multiply.cpp
View File

@@ -56,6 +56,16 @@ bool TranslatorVisitor::SMSUBL(Reg Rm, Reg Ra, Reg Rn, Reg Rd) {
return true;
}
bool TranslatorVisitor::SMULH(Reg Rm, Reg Rn, Reg Rd) {
const IR::U64 m = X(64, Rm);
const IR::U64 n = X(64, Rn);
const IR::U64 result = ir.SignedMultiplyHigh(n, m);
X(64, Rd, result);
return true;
}
bool TranslatorVisitor::UMADDL(Reg Rm, Reg Ra, Reg Rn, Reg Rd) {
const IR::U64 a = X(64, Ra);
const IR::U64 m = ir.ZeroExtendToLong(X(32, Rm));
@@ -78,6 +88,16 @@ bool TranslatorVisitor::UMSUBL(Reg Rm, Reg Ra, Reg Rn, Reg Rd) {
return true;
}
bool TranslatorVisitor::UMULH(Reg Rm, Reg Rn, Reg Rd) {
const IR::U64 m = X(64, Rm);
const IR::U64 n = X(64, Rn);
const IR::U64 result = ir.UnsignedMultiplyHigh(n, m);
X(64, Rd, result);
return true;
}
bool TranslatorVisitor::UDIV(bool sf, Reg Rm, Reg Rn, Reg Rd) {
const size_t datasize = sf ? 64 : 32;

8
src/frontend/ir/ir_emitter.cpp
View File

@@ -280,6 +280,14 @@ U32U64 IREmitter::Mul(const U32U64& a, const U32U64& b) {
return Inst<U64>(Opcode::Mul64, a, b);
}
U64 IREmitter::UnsignedMultiplyHigh(const U64& a, const U64& b) {
return Inst<U64>(Opcode::UnsignedMultiplyHigh64, a, b);
}
U64 IREmitter::SignedMultiplyHigh(const U64& a, const U64& b) {
return Inst<U64>(Opcode::SignedMultiplyHigh64, a, b);
}
U32 IREmitter::UnsignedDiv(const U32& a, const U32& b) {
return Inst<U32>(Opcode::UnsignedDiv32, a, b);
}

2
src/frontend/ir/ir_emitter.h
View File

@@ -112,6 +112,8 @@ public:
U32 Mul(const U32& a, const U32& b);
U64 Mul(const U64& a, const U64& b);
U32U64 Mul(const U32U64& a, const U32U64& b);
U64 UnsignedMultiplyHigh(const U64& a, const U64& b);
U64 SignedMultiplyHigh(const U64& a, const U64& b);
U32 UnsignedDiv(const U32& a, const U32& b);
U64 UnsignedDiv(const U64& a, const U64& b);
U32U64 UnsignedDiv(const U32U64& a, const U32U64& b);

2
src/frontend/ir/opcodes.inc
View File

@@ -98,6 +98,8 @@ OPCODE(Sub32, T::U32, T::U32, T::U32,
OPCODE(Sub64, T::U64, T::U64, T::U64, T::U1 )
OPCODE(Mul32, T::U32, T::U32, T::U32 )
OPCODE(Mul64, T::U64, T::U64, T::U64 )
OPCODE(SignedMultiplyHigh64, T::U64, T::U64, T::U64 )
OPCODE(UnsignedMultiplyHigh64, T::U64, T::U64, T::U64 )
OPCODE(UnsignedDiv32, T::U32, T::U32, T::U32 )
OPCODE(UnsignedDiv64, T::U64, T::U64, T::U64 )
OPCODE(SignedDiv32, T::U32, T::U32, T::U32 )