SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-08 01:46:28 +00:00
Code Issues Packages Projects Releases Wiki Activity

ir: Add opcodes for floating-point vector equalities

Browse Source
This commit is contained in:
Lioncash
2018-06-02 16:11:40 -04:00
committed by MerryMage
parent e64978ed89
commit 5ce187a54e
4 changed files with 34 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
src/frontend/ir/ir_emitter.cpp
View File

@@ -1503,6 +1503,17 @@ U128 IREmitter::FPVectorDiv(size_t esize, const U128& a, const U128& b) {
return {};
}
U128 IREmitter::FPVectorEqual(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 32:
return Inst<U128>(Opcode::FPVectorEqual32, a, b);
case 64:
return Inst<U128>(Opcode::FPVectorEqual64, a, b);
}
UNREACHABLE();
return {};
}
U128 IREmitter::FPVectorMul(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 32:

1
src/frontend/ir/ir_emitter.h
View File

@@ -274,6 +274,7 @@ public:
U128 FPVectorAdd(size_t esize, const U128& a, const U128& b);
U128 FPVectorDiv(size_t esize, const U128& a, const U128& b);
U128 FPVectorEqual(size_t esize, const U128& a, const U128& b);
U128 FPVectorMul(size_t esize, const U128& a, const U128& b);
U128 FPVectorSub(size_t esize, const U128& a, const U128& b);
U128 FPVectorS32ToSingle(const U128& a);

2
src/frontend/ir/opcodes.inc
View File

@@ -398,6 +398,8 @@ OPCODE(FPVectorAdd32, T::U128, T::U128, T::U
OPCODE(FPVectorAdd64, T::U128, T::U128, T::U128 )
OPCODE(FPVectorDiv32, T::U128, T::U128, T::U128 )
OPCODE(FPVectorDiv64, T::U128, T::U128, T::U128 )
OPCODE(FPVectorEqual32, T::U128, T::U128, T::U128 )
OPCODE(FPVectorEqual64, T::U128, T::U128, T::U128 )
OPCODE(FPVectorMul32, T::U128, T::U128, T::U128 )
OPCODE(FPVectorMul64, T::U128, T::U128, T::U128 )
OPCODE(FPVectorS32ToSingle, T::U128, T::U128 )