SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-03 01:42:57 +00:00
Code Issues Packages Projects Releases Wiki Activity

types: Add helpers for determining single and doubleword extension registers (#26)

Browse Source
This commit is contained in:
Mat M
2016-09-07 07:08:35 -04:00
committed by Merry
parent 5bc9ce544f
commit 6e0f27a500
3 changed files with 32 additions and 20 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
src/frontend/ir/ir_emitter.cpp
View File

@@ -45,13 +45,15 @@ Value IREmitter::GetRegister(Arm::Reg reg) {
}
Value IREmitter::GetExtendedRegister(Arm::ExtReg reg) {
if (reg >= Arm::ExtReg::S0 && reg <= Arm::ExtReg::S31) {
if (Arm::IsSingleExtReg(reg)) {
return Inst(Opcode::GetExtendedRegister32, {Value(reg)});
} else if (reg >= Arm::ExtReg::D0 && reg <= Arm::ExtReg::D31) {
return Inst(Opcode::GetExtendedRegister64, {Value(reg)});
} else {
ASSERT_MSG(false, "Invalid reg.");
}
if (Arm::IsDoubleExtReg(reg)) {
return Inst(Opcode::GetExtendedRegister64, {Value(reg)});
}
ASSERT_MSG(false, "Invalid reg.");
}
void IREmitter::SetRegister(const Arm::Reg reg, const Value& value) {
@@ -60,9 +62,9 @@ void IREmitter::SetRegister(const Arm::Reg reg, const Value& value) {
}
void IREmitter::SetExtendedRegister(const Arm::ExtReg reg, const Value& value) {
if (reg >= Arm::ExtReg::S0 && reg <= Arm::ExtReg::S31) {
if (Arm::IsSingleExtReg(reg)) {
Inst(Opcode::SetExtendedRegister32, {Value(reg), value});
} else if (reg >= Arm::ExtReg::D0 && reg <= Arm::ExtReg::D31) {
} else if (Arm::IsDoubleExtReg(reg)) {
Inst(Opcode::SetExtendedRegister64, {Value(reg), value});
} else {
ASSERT_MSG(false, "Invalid reg.");