mirror of
https://git.suyu.dev/suyu/dynarmic.git
synced 2026-03-10 16:36:27 +00:00
VFPv5: Implement VMAXNM
This commit is contained in:
@@ -336,6 +336,21 @@ bool ArmTranslatorVisitor::vfp_VFMS(Cond cond, bool D, size_t Vn, size_t Vd, boo
|
||||
});
|
||||
}
|
||||
|
||||
// VMAXNM.F64 <Dd>, <Dn>, <Dm>
|
||||
// VMAXNM.F32 <Sd>, <Sn>, <Sm>
|
||||
bool ArmTranslatorVisitor::vfp_VMAXNM(bool D, size_t Vn, size_t Vd, bool sz, bool N, bool M, size_t Vm) {
|
||||
const auto d = ToExtReg(sz, Vd, D);
|
||||
const auto n = ToExtReg(sz, Vn, N);
|
||||
const auto m = ToExtReg(sz, Vm, M);
|
||||
|
||||
return EmitVfpVectorOperation(sz, d, n, m, [this](ExtReg d, ExtReg n, ExtReg m) {
|
||||
const auto reg_n = ir.GetExtendedRegister(n);
|
||||
const auto reg_m = ir.GetExtendedRegister(m);
|
||||
const auto result = ir.FPMaxNumeric(reg_n, reg_m, true);
|
||||
ir.SetExtendedRegister(d, result);
|
||||
});
|
||||
}
|
||||
|
||||
// VMOV<c>.32 <Dd[0]>, <Rt>
|
||||
bool ArmTranslatorVisitor::vfp_VMOV_u32_f64(Cond cond, size_t Vd, Reg t, bool D) {
|
||||
if (t == Reg::PC) {
|
||||
|
||||
Reference in New Issue
Block a user