SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-07 17:52:57 +00:00
Code Issues Packages Projects Releases Wiki Activity

IR: Add opcodes for interleaving upper-order bytes/halfwords/words/doublewords

Browse Source 
I should have added this when I introduced the functions for interleaving
low-order equivalents for consistency in the interface.
This commit is contained in:
Lioncash
2018-03-29 16:11:14 -04:00
committed by MerryMage
parent 94f0fba16b
commit 701f43d61e
4 changed files with 60 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
src/frontend/ir/ir_emitter.cpp
View File

@@ -914,6 +914,21 @@ U128 IREmitter::VectorInterleaveLower(size_t esize, const U128& a, const U128& b
return {};
}
U128 IREmitter::VectorInterleaveUpper(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 8:
return Inst<U128>(Opcode::VectorInterleaveUpper8, a, b);
case 16:
return Inst<U128>(Opcode::VectorInterleaveUpper16, a, b);
case 32:
return Inst<U128>(Opcode::VectorInterleaveUpper32, a, b);
case 64:
return Inst<U128>(Opcode::VectorInterleaveUpper64, a, b);
}
UNREACHABLE();
return {};
}
U128 IREmitter::VectorLessEqualSigned(size_t esize, const U128& a, const U128& b) {
return VectorNot(VectorGreaterSigned(esize, a, b));
}