SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-07 17:36:27 +00:00
Code Issues Packages Projects Releases Wiki Activity

IR: Add IR instruction NZCVFromPackedFlags

Browse Source 
This instruction expects NZCV to be in the high bits.
i.e.: The positions they were in PSTATE.
This commit is contained in:
MerryMage
2018-02-03 13:34:40 +00:00
parent 0bb4474fb9
commit 8931ee346b
4 changed files with 30 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/frontend/ir/ir_emitter.cpp
View File

@@ -107,6 +107,10 @@ U32U64 IREmitter::ConditionalSelect(Cond cond, const U32U64& a, const U32U64& b)
}
}
NZCV IREmitter::NZCVFromPackedFlags(const U32& a) {
return Inst<NZCV>(Opcode::NZCVFromPackedFlags, a);
}
NZCV IREmitter::NZCVFrom(const Value& value) {
return Inst<NZCV>(Opcode::GetNZCVFromOp, value);
}

1
src/frontend/ir/ir_emitter.h
View File

@@ -81,6 +81,7 @@ public:
U64 ConditionalSelect(Cond cond, const U64& a, const U64& b);
U32U64 ConditionalSelect(Cond cond, const U32U64& a, const U32U64& b);
NZCV NZCVFromPackedFlags(const U32& a);
// This pseudo-instruction may only be added to instructions that support it.
NZCV NZCVFrom(const Value& value);

2
src/frontend/ir/opcodes.inc
View File

@@ -68,6 +68,8 @@ OPCODE(GetOverflowFromOp, T::U1, T::U32
OPCODE(GetGEFromOp, T::U32, T::U32 )
OPCODE(GetNZCVFromOp, T::NZCVFlags, T::Opaque )
OPCODE(NZCVFromPackedFlags, T::NZCVFlags, T::U32 )
// Calculations
OPCODE(Pack2x32To1x64, T::U64, T::U32, T::U32 )
OPCODE(LeastSignificantWord, T::U32, T::U64 )