SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-02-19 06:49:38 +00:00
Code Issues Packages Projects Releases Wiki Activity

A64: Implement FRSQRTS (vector), single/double variant

Browse Source
This commit is contained in:
MerryMage
2018-07-23 22:58:52 +01:00
parent 45dc5f74f3
commit b2e4c16ef8
7 changed files with 123 additions and 34 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
src/frontend/ir/ir_emitter.cpp
View File

@@ -1690,6 +1690,17 @@ U128 IREmitter::FPVectorRSqrtEstimate(size_t esize, const U128& a) {
return {};
}
U128 IREmitter::FPVectorRSqrtStepFused(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 32:
return Inst<U128>(Opcode::FPVectorRSqrtStepFused32, a, b);
case 64:
return Inst<U128>(Opcode::FPVectorRSqrtStepFused64, a, b);
}
UNREACHABLE();
return {};
}
U128 IREmitter::FPVectorSub(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 32:

1
src/frontend/ir/ir_emitter.h
View File

@@ -300,6 +300,7 @@ public:
U128 FPVectorPairedAdd(size_t esize, const U128& a, const U128& b);
U128 FPVectorPairedAddLower(size_t esize, const U128& a, const U128& b);
U128 FPVectorRSqrtEstimate(size_t esize, const U128& a);
U128 FPVectorRSqrtStepFused(size_t esize, const U128& a, const U128& b);
U128 FPVectorSub(size_t esize, const U128& a, const U128& b);
U128 FPVectorS32ToSingle(const U128& a);
U128 FPVectorS64ToDouble(const U128& a);

2
src/frontend/ir/opcodes.inc
View File

@@ -437,6 +437,8 @@ OPCODE(FPVectorPairedAdd32, T::U128, T::U128, T::U
OPCODE(FPVectorPairedAdd64, T::U128, T::U128, T::U128 )
OPCODE(FPVectorRSqrtEstimate32, T::U128, T::U128 )
OPCODE(FPVectorRSqrtEstimate64, T::U128, T::U128 )
OPCODE(FPVectorRSqrtStepFused32, T::U128, T::U128, T::U128 )
OPCODE(FPVectorRSqrtStepFused64, T::U128, T::U128, T::U128 )
OPCODE(FPVectorS32ToSingle, T::U128, T::U128 )
OPCODE(FPVectorS64ToDouble, T::U128, T::U128 )
OPCODE(FPVectorSub32, T::U128, T::U128, T::U128 )