SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-07 02:42:58 +00:00
Code Issues Packages Projects Releases Wiki Activity

ir: Add opcodes for performing rounding halving adds

Browse Source
This commit is contained in:
Lioncash
2018-05-23 16:52:31 -04:00
committed by MerryMage
parent 054549da35
commit bc718c5b28
4 changed files with 135 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

28
src/frontend/ir/ir_emitter.cpp
View File

@@ -1198,6 +1198,34 @@ U128 IREmitter::VectorRotateRight(size_t esize, const U128& a, u8 amount) {
VectorLogicalShiftLeft(esize, a, static_cast<u8>(esize - amount)));
}
U128 IREmitter::VectorRoundingHalvingAddSigned(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 8:
return Inst<U128>(Opcode::VectorRoundingHalvingAddS8, a, b);
case 16:
return Inst<U128>(Opcode::VectorRoundingHalvingAddS16, a, b);
case 32:
return Inst<U128>(Opcode::VectorRoundingHalvingAddS32, a, b);
}
UNREACHABLE();
return {};
}
U128 IREmitter::VectorRoundingHalvingAddUnsigned(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 8:
return Inst<U128>(Opcode::VectorRoundingHalvingAddU8, a, b);
case 16:
return Inst<U128>(Opcode::VectorRoundingHalvingAddU16, a, b);
case 32:
return Inst<U128>(Opcode::VectorRoundingHalvingAddU32, a, b);
}
UNREACHABLE();
return {};
}
U128 IREmitter::VectorShuffleHighHalfwords(const U128& a, u8 mask) {
return Inst<U128>(Opcode::VectorShuffleHighHalfwords, a, mask);
}