SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-06 18:36:30 +00:00
Code Issues Packages Projects Releases Wiki Activity

IR: Add Breakpoint IR instruction (for debugging purposes, emits a host-breakpoint)

Browse Source
This commit is contained in:
MerryMage
2016-08-05 14:07:27 +01:00
parent 39563c8ea8
commit ca40015145
4 changed files with 11 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/frontend/ir/ir_emitter.cpp
View File

@@ -261,6 +261,10 @@ void IREmitter::WriteMemory64(const IR::Value& vaddr, const IR::Value& value) {
}
}
void IREmitter::Breakpoint() {
Inst(IR::Opcode::Breakpoint, {});
}
void IREmitter::SetTerm(const IR::Terminal& terminal) {
ASSERT_MSG(block.terminal.which() == 0, "Terminal has already been set.");
block.terminal = terminal;

2
src/frontend/ir/ir_emitter.h
View File

@@ -89,6 +89,8 @@ public:
void WriteMemory32(const IR::Value& vaddr, const IR::Value& value);
void WriteMemory64(const IR::Value& vaddr, const IR::Value& value);
void Breakpoint();
void SetTerm(const IR::Terminal& terminal);
private:

1
src/frontend/ir/opcodes.inc
View File

@@ -1,6 +1,7 @@
// opcode name, return type, arg1 type, arg2 type, arg3 type, ...
OPCODE(Identity, T::Opaque, T::Opaque )
OPCODE(Breakpoint, T::Void, )
// ARM Context getters/setters
OPCODE(GetRegister, T::U32, T::RegRef )