SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-07 23:26:29 +00:00
Code Issues Packages Projects Releases Wiki Activity

A64: Implement SM3SS1

Browse Source
This commit is contained in:
Lioncash
2018-04-08 00:58:47 -04:00
committed by MerryMage
parent 2db032ac83
commit d5461be6b4
2 changed files with 21 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/frontend/A64/decoder/a64.inc
View File

@@ -869,7 +869,7 @@ INST(RAX1, "RAX1", "11001
// Data Processing - FP and SIMD - Cryptographic four register
INST(EOR3, "EOR3", "11001110000mmmmm0aaaaannnnnddddd")
INST(BCAX, "BCAX", "11001110001mmmmm0aaaaannnnnddddd")
//INST(SM3SS1, "SM3SS1", "11001110010mmmmm0aaaaannnnnddddd")
INST(SM3SS1, "SM3SS1", "11001110010mmmmm0aaaaannnnnddddd")
// Data Processing - FP and SIMD - SHA512 two register
//INST(SHA512SU0, "SHA512SU0", "1100111011000000100000nnnnnddddd")