SwitchEmu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-03-09 02:56:28 +00:00
Code Issues Packages Projects Releases Wiki Activity

ir: Add opcodes for performing vector absolute values

Browse Source
This commit is contained in:
Lioncash
2018-04-02 16:27:04 -04:00
committed by MerryMage
parent 84d49309b9
commit e33dcce14a
4 changed files with 86 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
src/frontend/ir/ir_emitter.cpp
View File

@@ -789,6 +789,21 @@ U128 IREmitter::VectorSetElement(size_t esize, const U128& a, size_t index, cons
}
}
U128 IREmitter::VectorAbs(size_t esize, const U128& a) {
switch (esize) {
case 8:
return Inst<U128>(Opcode::VectorAbs8, a);
case 16:
return Inst<U128>(Opcode::VectorAbs16, a);
case 32:
return Inst<U128>(Opcode::VectorAbs32, a);
case 64:
return Inst<U128>(Opcode::VectorAbs64, a);
}
UNREACHABLE();
return {};
}
U128 IREmitter::VectorAdd(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 8: