mirror of
https://git.suyu.dev/suyu/dynarmic.git
synced 2026-02-24 08:02:58 +00:00
IR: Add VectorDeinterleave{Even,Odd}Lower
This commit is contained in:
@@ -1065,6 +1065,34 @@ U128 IREmitter::VectorDeinterleaveOdd(size_t esize, const U128& a, const U128& b
|
||||
UNREACHABLE();
|
||||
}
|
||||
|
||||
U128 IREmitter::VectorDeinterleaveEvenLower(size_t esize, const U128& a, const U128& b) {
|
||||
switch (esize) {
|
||||
case 8:
|
||||
return Inst<U128>(Opcode::VectorDeinterleaveEvenLower8, a, b);
|
||||
case 16:
|
||||
return Inst<U128>(Opcode::VectorDeinterleaveEvenLower16, a, b);
|
||||
case 32:
|
||||
return Inst<U128>(Opcode::VectorDeinterleaveEvenLower32, a, b);
|
||||
case 64:
|
||||
return Inst<U128>(Opcode::VectorDeinterleaveEvenLower64, a, b);
|
||||
}
|
||||
UNREACHABLE();
|
||||
}
|
||||
|
||||
U128 IREmitter::VectorDeinterleaveOddLower(size_t esize, const U128& a, const U128& b) {
|
||||
switch (esize) {
|
||||
case 8:
|
||||
return Inst<U128>(Opcode::VectorDeinterleaveOddLower8, a, b);
|
||||
case 16:
|
||||
return Inst<U128>(Opcode::VectorDeinterleaveOddLower16, a, b);
|
||||
case 32:
|
||||
return Inst<U128>(Opcode::VectorDeinterleaveOddLower32, a, b);
|
||||
case 64:
|
||||
return Inst<U128>(Opcode::VectorDeinterleaveOddLower64, a, b);
|
||||
}
|
||||
UNREACHABLE();
|
||||
}
|
||||
|
||||
U128 IREmitter::VectorEor(const U128& a, const U128& b) {
|
||||
return Inst<U128>(Opcode::VectorEor, a, b);
|
||||
}
|
||||
|
||||
Reference in New Issue
Block a user