| .. |
|
branch.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
data_processing_addsub.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
data_processing_bitfield.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
data_processing_conditional_compare.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
data_processing_conditional_select.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
data_processing_crc32.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
data_processing_logical.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
data_processing_multiply.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
data_processing_pcrel.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
data_processing_register.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
data_processing_shift.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
exception_generating.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
floating_point_compare.cpp
|
ir_emitter: Default fpcr_controlled arguments to true
|
2020-06-19 22:51:23 +01:00 |
|
floating_point_conditional_compare.cpp
|
ir_emitter: Default fpcr_controlled arguments to true
|
2020-06-19 22:51:23 +01:00 |
|
floating_point_conditional_select.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
floating_point_conversion_fixed_point.cpp
|
Remove unreachable code (MSVC warnings)
|
2020-04-23 16:36:34 +01:00 |
|
floating_point_conversion_integer.cpp
|
Remove unreachable code (MSVC warnings)
|
2020-04-23 16:36:34 +01:00 |
|
floating_point_data_processing_one_register.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
floating_point_data_processing_three_register.cpp
|
ir_emitter: Default fpcr_controlled arguments to true
|
2020-06-19 22:51:23 +01:00 |
|
floating_point_data_processing_two_register.cpp
|
ir_emitter: Default fpcr_controlled arguments to true
|
2020-06-19 22:51:23 +01:00 |
|
impl.cpp
|
frontend: Relocate advanced SIMD expansion to a common file
|
2020-05-24 23:55:47 +01:00 |
|
impl.h
|
frontend: Relocate advanced SIMD expansion to a common file
|
2020-05-24 23:55:47 +01:00 |
|
load_store_exclusive.cpp
|
Exclusive Monitor: Rework exclusive monitor interface.
|
2020-05-03 01:40:37 +01:00 |
|
load_store_load_literal.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
load_store_multiple_structures.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
load_store_no_allocate_pair.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
load_store_register_immediate.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
load_store_register_pair.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
load_store_register_register_offset.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
load_store_register_unprivileged.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
load_store_single_structure.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
move_wide.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
simd_across_lanes.cpp
|
ir_emitter: Default fpcr_controlled arguments to true
|
2020-06-19 22:51:23 +01:00 |
|
simd_aes.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
simd_copy.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
simd_crypto_four_register.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
simd_crypto_three_register.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
simd_extract.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
simd_modified_immediate.cpp
|
Remove unreachable code (MSVC warnings)
|
2020-04-23 16:36:34 +01:00 |
|
simd_permute.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
simd_scalar_pairwise.cpp
|
ir_emitter: Default fpcr_controlled arguments to true
|
2020-06-19 22:51:23 +01:00 |
|
simd_scalar_shift_by_immediate.cpp
|
Remove unreachable code (MSVC warnings)
|
2020-04-23 16:36:34 +01:00 |
|
simd_scalar_three_same.cpp
|
ir_emitter: Default fpcr_controlled arguments to true
|
2020-06-19 22:51:23 +01:00 |
|
simd_scalar_two_register_misc.cpp
|
Remove unreachable code (MSVC warnings)
|
2020-04-23 16:36:34 +01:00 |
|
simd_scalar_x_indexed_element.cpp
|
ir_emitter: Default fpcr_controlled arguments to true
|
2020-06-19 22:51:23 +01:00 |
|
simd_sha512.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
simd_sha.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
simd_shift_by_immediate.cpp
|
Remove unreachable code (MSVC warnings)
|
2020-04-23 16:36:34 +01:00 |
|
simd_table_lookup.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
simd_three_different.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
simd_three_same_extra.cpp
|
ir_emitter: Default fpcr_controlled arguments to true
|
2020-06-19 22:51:23 +01:00 |
|
simd_three_same.cpp
|
A32: Implement ASIMD VQSUB instruction
|
2020-05-30 18:19:17 +01:00 |
|
simd_two_register_misc.cpp
|
Remove unreachable code (MSVC warnings)
|
2020-04-23 16:36:34 +01:00 |
|
simd_vector_x_indexed_element.cpp
|
ir_emitter: Default fpcr_controlled arguments to true
|
2020-06-19 22:51:23 +01:00 |
|
sys_dc.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
system_flag_format.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
system_flag_manipulation.cpp
|
Relicense to 0BSD
|
2020-04-23 15:45:57 +01:00 |
|
system.cpp
|
User Config: Add option to specify wall clock CNTPCT.
|
2020-05-03 01:40:37 +01:00 |
