SwitchEmu/sirit
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/sirit.git synced 2026-02-19 08:43:01 +00:00
Code Issues Packages Projects Releases Wiki Activity

Add OpMemoryBarrier

Browse Source
This commit is contained in:
ReinUsesLisp
2019-12-09 21:44:36 -03:00
parent e1a6729df7
commit 12f40a8032
3 changed files with 26 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
include/sirit/sirit.h
View File

@@ -364,6 +364,11 @@ public:
/// Finish the current primitive and start a new one. No vertex is emitted.
Id OpEndPrimitive();
// Barrier
/// Control the order that memory accesses are observed.
Id OpMemoryBarrier(Id scope, Id semantics);
// Logical
/// Result is true if any component of Vector is true, otherwise result is false.